Pro-Form ZE5 Dokumentacja Pobierz pdf (Strona 123)

iii

YLOGIC ZE5 SWITCHING CHARACTERISTIC

GUIDELINES ...........................................................95

General ZE5 Timing Characteristics ................95

JTAG Interface Timing Characteristics ............96

Pin-to-Pin Guaranteed Timing Specifications ..96

Memory Interface Unit (MIU) Timing

Characteristics..................................................99

Asynchronous Memory Interface Timing........102

Configurable System Interconnect (CSI) Socket

Timing Guidelines...........................................103

Sideband Signal Timing Characteristics ........107

Configurable System Logic (CSL) Cell

(Combinatorial Logic Mode, Sequential Mode)

........................................................................108

Configurable System Logic (CSL) Cell

(Arithmetic Mode) ...........................................110

Configurable System Logic (CSL) Cell (Memory

Mode, Single-Port RAM) ................................111

Configurable System Logic (CSL) Cell (Memory

Mode, Dual-Port RAM) ...................................113

Configurable System Logic (CSL) Cell (Memory

Mode, 8-bit Shift Register)..............................114

Bus Clock and Global Buffers ........................115

Programmable Input/Output (PIO) Timing

Guidelines.......................................................116

UTPUT BUFFER SWITCHING CHARACTERISTICS ...118

RDERING INFORMATION......................................119

ALES OFFICES ...................................................119

Headquarters ......................错误！未定义书签。

Sales Representatives ........错误！未定义书签。

U.S. Distribution ..................错误！未定义书签。

Japan ..................................错误！未定义书签。

Europe/Middle-East.............错误！未定义书签。

Israel....................................错误！未定义书签。

Asia-Pacific .........................错误！未定义书签。

1 2 ... 118 119 120 121 122 123

Brak uwag

Pro-Form ZE5 Dokumentacja Strona 123